I. INTRODUCTION
M EMRISTIVE elements are two-terminal devices that present variable resistance [1] . The change of the resistance depends on the history of the device, i.e., it has a hysteretic relationship between the applied electric field and the current through. By combining these elements, there is a huge variety of potential applications where memristive devices can be used such as memory devices, neuromorphic systems, analog and chaotic circuits, and computational logic, among others [2] - [6] .
Numerical simulations are of great benefit when designing and characterizing circuits involving memristive elements. For such, a simple and accurate model that embodies the major fingerprints observed in experiments is needed to be developed. Many SPICE models reported in the literature are commonly associated with the first memristor definition put forward by Strukov et al. [7] , Batas and Fiedler [8] , Rak and Cserey [9] , and Biolek et al. [10] . Although, these models do not account for many of the features observed in experiments, e.g., threshold-type switching [11] . Recently, a novel compact model that takes into account voltagedependent hysteresis, and that is able to describe the major and minor current-voltage loops in bipolar resistive switches, was reported in [12] and [13] and experimentally validated in [14] and [15] . This model presents a characteristic curve that has a closed-form expression which is continuous and differentiable. In particular, the model is based on two identical opposite-biased diodes in series with a resistor as shown in Fig. 1(a) . The I-V relationship resembles a diode with memory so that this device was termed memdiode. The switching behavior is related to the creation and rupture of multiple conductive channels in terms of a voltage-driven logistic hysteron [16] . Here, the SPICE implementation of the memdiode model is reported and the behavior of different circuit configurations is investigated. The original model is modified in order to be able to describe the temporal response of such as devices. This paper is organized as follows. In Section II the basic features of the memdiode model are described while the SPICE modeling is introduced in Section III. Results are presented in Section IV where the influence of parameters is reported, parallel and series configurations are discussed. In this section, experimental results extracted from the literature are contrasted with the model proposed as also applications to 1R1S structures are shown. Finally, conclusions are drawn in Section V.
0278-0070 c 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
II. MODEL DESCRIPTION
The memdiode model consists of a transport equation that, under the appropriate model parameters, switches between a high resistive state (HRS) and a low resistive state (LRS) as depicted in Fig. 1(a) . The underlying physical mechanism is governed by multiple conduction channels across the sample, where the set and reset voltages of the individual channels are assumed to follow a bell-shaped distribution [ Fig. 1(b) ], in particular, a logistic distribution. This is not a fundamental requirement and also other distributions can be used. The transport equation of the memdiode can be found from two identical opposite-biased diodes in series with a resistor. An approximate solution for this system, neglecting the inverse saturation currents, is given by [17] 
with φ = αR s I 0 , where I 0 is the current amplitude factor, α a parameter related to the specific physical conduction mechanism, R s the series resistance, and W the Lambert function. In order to include the hysteretic behavior, the internal state λ is defined according to
where λ(V t− t ) is the value of λ in the previous time step. The ridge functions ± are the solution of the logistic equation. These represent the sequential aggregation (+) or dissolution (−) of conductive channels as a function of the applied potential as shown in Fig. 1(b) . These sigmoid functions are given by
where η ± are the transition rates, and V ± the threshold potentials. The state of the system is described by the vector = (I 0 , α, R s ) which in turn is a linear function of λ defined as
are the end points of the vector , minimum and maximum, respectively. As a consequence of (2), it should be noted that the internal state will remain fixed while the applied voltage V t meets the relationship given by
This simplified approach allows modeling samples that present threshold resistive switching, where it is necessary to overcome a certain voltage level to switch the resistive state. According to [18] , the Lambert function can be computed following the Hermite-Padé approximation given by:
The model presented in [12] and [13] does not meet one of the fundamental criteria of real memristors, that is, the effect that as the input frequency increases the hysteresis loop of the device becomes narrower. In order to include the aforementioned effect, a first-order differential equation is introduced to describe the evolution of the time-dependent internal-state variable . This equation is defined as
where τ is the characteristic time involved in the transient response. Usually, the input voltage is a function of time, in this way, the general solution of (6) can be expressed as
where A is a constant given by the initial condition (t 0 ), and the mute variable s is integrated between t 0 and t. Within this framework, the vector is rewritten as a linear function of according to
Temperature effects are not included in this model because these are particularities of each type of device [19] - [23] . Nevertheless, they can be introduced in the model parameters in each particular situation.
III. SPICE MODEL
The model presented in the previous section was implemented as an SPICE subcircuit. The circuit schematic is shown in Fig. 2 . The two ports PLUS and MINUS represent the positive and negative terminals of the memdiode. The current source Gmem produces a current given by (1) taking into account the potential drop across PLUS and MINUS and the value of the internal state variable which, in turn, is described by the potential across the capacitor CL. Resistor Rmax accounts for the nonideal behavior of the current source and it is necessary to overcome iteration problems and divide-by-zero errors when trying to combine more than one memdiode in an electric circuit. Note that, alternatively, it is also possible to invert (1) and design a subcircuit comprising a voltage source driven by the current through the device.
Equation (6) is implemented by means of a current source and a parallel RC circuit as shown in Fig. 2 . The circuit cutoff frequency is given by the inverse of the characteristic time τ = RL CL. The output of the current source GL is set equal to (2) divided by the value of RL. In this way, for input frequencies much lower than the cutoff frequency, the RC-output voltage follows the input-signal absolute magnitude.
The code of the subcircuit is presented in Table I . The code is separated in four main Blocks. Parameters involved in (1) and (3) are defined in the first Block as well as RL, CL, and Rmax. L0 is the initial condition of the state variable. Functions given by (2), (3), and (5) are declared in the second Block. Finally, Blocks 3 and 4 describe the circuits illustrated in Fig. 2 following (1), (2), and (6) . Note that the value of λ(V t− t ) in (2) is replaced by the actual value of L ( ). The state variable L0 ( 0 ) is initialized in the third Block. The output L tracks the status of the internal state during simulations and does not need to be connected.
For simplicity, this paper only considers variations of I 0 [i.e., I 0 = I 0 ( )], while R s and α remain as constants. However, variations of these are also allowed in the general model given by (8) . All simulations were performed by setting RL = 1 and CL = 10 −4 F unless otherwise stated. The code has been implemented in the free analog circuit simulator LTSPICE IV [24] .
IV. RESULTS

A. Single Element
In this section, the model is tested under various input conditions. In Fig. 3 SPICE simulations are presented showing I-V characteristics and time evolutions when voltage and current sources are considered. Fig. 3(a) shows the I-V response of a single device driven by a voltage source. The applied Fig. 3(c) shows the evolution of the state variable under different input signal amplitudes. Partial resistive transitions take place when the voltage is reversed midway. The time evolution of the voltage and current signals are shown in Fig. 3(d) . Results taking into account a current source are also depicted in Fig. 3(b) and (e).
In order to have a better picture of the model overall behavior, Fig. 4 shows the influence of the model parameters on the current-voltage characteristic curves. The input signal is sinusoidal with amplitude 3.5 V and angular frequency ω 0 = 2π rad/s. As it can be seen in Fig. 4(a) the threshold voltages determine the value at which the transitions occur. The rate of these transitions are given by η ± as shown in Fig. 4(b) . The parameter α, which is related to the physical conduction mechanism assumed (Schottky, tunneling, quantum point-contact, etc.), tunes the nonlinear response of the device [see Fig. 4(c) ]. The series resistor R s provides a minimum resistance value further influencing the LRS as depicted in Fig. 4(d) . 
B. Dynamic Behavior
The dynamic behavior of the model was also analyzed. For that aim, a sinusoidal signal of amplitude 3.5 V was considered. Fig. 5 shows the response of the internal state and current as a function of the input signal. Equation (6) imposes a response time for the evolution of the internal state. As can be seen in Fig. 5(a) , is unable to follow the input signal at high frequencies. Fig. 5(b) reveals that the I-V loop shrinks as the frequency increases yielding a poor contrast between LSR and HRS. This is in agreement with what is expected from a memristive system [1] .
Next, the time evolution of the current under a constant voltage stimulus is analyzed. Fig. 6(a) shows the time evolution of the current as a function of the characteristic time τ = RL CL. As expected, higher τ values imply longer response times. The influence of the pulse amplitude V pulse on the current evolution is shown in Fig. 6(b) . It can be seen that the response time of the model is independent of the amplitude of the pulse. However, experiments exhibit an exponential relationship between switching time and applied voltage (see [25] ). The model can be modified to include this effect if required. Taking into account the behavior shown in Fig. 6(a) , (6) can be redefined as 
where τ 0 is the characteristic time in the absence of an applied signal and v 0 parameterizes the switching rate. The functional relationship of (10) is based on experimental evidence [25] , [26] . In order to solve (9), Block 3 must be changed according to the subcircuit shown in the inset of Fig. 7(a) . Usually, there is no difference between the two ways of solving the differential equation but, as SPICE only allows resistors to depend on other variables, the latter approach is adequate to obtain the desired effect. The code modifications are shown in Table II .
As it can be seen, the resistance exponentially depends on the applied voltage, as well the characteristic time τ . Fig. 7(a) shows the evolution of the current while applying constant voltage pulses of amplitude V pulse and pulsewidth 1 ms. It can be seen that as V pulse increases, the resulting transition time τ p decreases. τ p is defined as the time for which the current reaches the half value between its initial and final value. The inset of the figure shows τ p as a function Fig. 7(b) shows the I-V characteristic for different input signals. Notice that for higher frequencies the value of the switching threshold is also higher. Remarkably, within this approach, not only the collapse effect of the memristance is captured but also the variation of the effective switching threshold with the rate of change of the driving signal as reported in [26] .
C. Series and Parallel Configuration
In this section the model usefulness in circuit applications composed of more than one element is analyzed. This is motivated by the need to understand the functionality of memristive elements when they are combined in complex circuits. Two-element configurations are the simplest examples of these circuits. Here, anti-serial and anti-parallel connections of memdiodes are investigated. Fig. 8 shows the response of circuits comprising two identical memdiodes. In particular, Fig. 8(a) and (c) shows a combination of two memdiodes in an anti-parallel configuration while Fig. 8(b) and (d) presents results combining two memdiodes in an anti-series configuration. The simplicity of The results for anti-series circuits are those expected for complementary resistive switching (CRS) devices in metaloxide-metal structures [2] , [27] . The model successfully reproduces the CRS operation and shows great versatility simulating circuits that involve various memristive elements driven by voltage or current sources. Interestingly, the response of the anti-parallel configuration is very similar to the CRS. The main difference is the voltage needed to reach the switching thresholds. The series configuration requires a larger amplitude because the voltage drop across each element depends on their resistive states. Regarding the circuit conductance, it can be observed that the series configuration provides the larger contrast between HRS and LRS.
D. Model Validation
The model was put under test by fitting data extracted from different published works. In particular, Fig. 9(a) shows results obtained for a TaN/Al 2 O 3 /NbAlO/Al 2 O 3 /Pt structure at room temperature under DC voltage sweeps [28] . Fig. 9(b) presents results for a 5 nm-thick TiN/HfO 2 /Pt device [29] . The experimental data were fitted by (1) and (3) applying driving signals as described in the corresponding references. The fitted parameters are listed in the caption of Fig. 9 . Note that the combination of signs of η ± and V ± determines the direction of rotation of the I-V loops, that is, η ± > 0 and V + > V − for counterclockwise rotation or η ± < 0 and V − > V + for clockwise rotation.
Finally, results regarding multilevel resistive states are shown in Fig. 10 where the pulsed write-voltage dependent resistance of an Au/DMO/NSTO/Au stack is illustrated [30] . In this case, the experimental data were fitted by (3) and the dynamic resistance dV/dI evaluated at 0.1 V as reported in the corresponding reference. As the switching between the low and HRSs is smooth, intermediate resistive levels can be achieved by choosing the appropriate pulse amplitude.
E. Crossbar Array Elements
Usually, crossbar structures are comprised by a set of parallel bottom electrodes which are called bit-lines, a set of perpendicular top electrodes, called word-lines, and a given nonvolatile memory device which is located at the crossing points between these set of electrodes. The information can be stored by changing the state of each memory element. A typical structure is depicted in Fig. 11 where W i stand for the word-lines and B i for the bit-lines. Information is stored as follows: a positive voltage is applied to a particular junction via a pair of electrodes W i and B j , the resistive material turns to an LRS and remains in that state even in the absence of the external field. Similarly, the material is turned to an HRS if the applied voltage is negative. The information stored can be recalled by applying a voltage that is smaller than the writing thresholds and measuring the current flowing through the electrodes. Unfortunately, this simple reading procedure is not possible because the existence of parasitic currents arising from parallel elements. Fig. 11 (a) exemplifies this problem in a 2× 2 crossbar array. This example shows the possibles pathways that the electrical current could take when the reading voltage is applied between electrodes W 1 and B 1 . The worst possible scenario is when all the elements are in an LRS and the desired element is in an HRS. In this case, the leakage current is not negligible in comparison to the addressed device, leading to a wrong interpretation of the stored state. One of the possible ways to overcome this problem is by means of a structure of the type 1R1S, that is, a resistive switching device in series with a selector device. The selector device imposes minimum voltage levels for electrical conduction. The main idea is that these thresholds are not reached by the parallel elements reducing the parasitic current in a considered way.
The 1R1S structure can be obtained by introducing a slight modification in the definition of in (8) . Taking into account that the current is negligible when applying voltages lower than the thresholds of the selector, under this condition the memdiode must behave as a highly resistive device. This can be achieved by redefining as
where V ± s are the selector thresholds, and H(x) is the Heaviside function. The modification imposes that for voltages below the threshold levels the current amplitude factor must be I 0 = 0. In this way, the current through the device only flows across the resistance Rmax which is independent of the value of the internal state as it is depicted in Fig. 11(b) . Table III shows the model code that needs to be modified. Block 3.5 must be added since it accounts for the selector parameters and defines the new parameters I 0 , α, and R s according to (11) . Since the parameters given by (11) depend on the applied voltage, Block 4 needs to be modified. Fig. 12 presents experimental data regarding an RRAM device integrated with an FAST selector [31] . Fig. 12(a) shows the fitted results of the RRAM device. In this case, data points that were above the selector thresholds were fitted by (1) and (3). Finally, in Fig. 12(b) the modification in is taken into account. Remarkably, numerical simulations considering (11) present a very good agreement with the experimental data, showing that the hysteron formalism is versatile to describe different structures and configurations.
In order to study the convergence speed and accuracy, a large number of simulations were carried out. Fig. 13 shows the relative computation time T N /T 1 as a function of the crossbar array size shown in the inset of Fig. 13 . The relative time was defined as the quotient between the simulation time of a system of N elements and the simulation time of a system of 1 element. The applied signal is shown in the inset of Fig. 13 . It comprises an SET pulse of amplitude +2.0 V, a −2.0 V RESET pulse, and the corresponding READ pulses whose amplitudes are 1.25 V. It was found that the relative time increases exponentially with system size within the considered sizes. Many memristor SPICE models produce convergence errors during crossbar simulation, in particular, when the models were set to switch at a high frequencies signals [32] . Here, it was demonstrated that the proposed model not only can deal with large structures and include the selector device but it is also versatile and can fit a wide variety of devices.
V. CONCLUSION
In this paper, an SPICE implementation of a novel compact model for nonlinear memristive devices was presented. A large number of simulations were conferred to elucidate the role of the parameters. The model showed to be stable under different input sources and amplitudes. Moreover, results regarding multielement circuits are a good evidence of the robustness of the model proposed where the CRS operation was successfully reproduced. The original model was modified in order to account for the frequency effect on the hysteresis loops and the transition time dependence with the applied voltage. Finally, the proposed model was validated with several experimental curves extracted from the literature. In this regard, the model was able to reproduce the multilevel resistive behavior as a consequence of the nature of the logistic hysteron formalism. In addition, by means of a slight modification, the model can also describe the behavior of 1R1S structures which are the cornerstone in the design of crossbar memory applications.
